

MN5020HS

Design Guidelines

1 Introduction

This document contains important technical information, design notes and helpful hints to assist the designer in achieving first time success in bringing up a design using the MN5020HS Smart GPS Antenna module. It contains design examples and suggestions on a wide variety of topics, including power supply connections and bypassing, RF interface design, shielding and filtering requirements, and other important subjects.




Figure 1 - MN5020HS Block Diagram

2 Power Supply

The MN5020HS Smart GPS Antenna module is designed to operate directly from a battery with a supply range of 3.0 volts DC minimum to 3.6 volts DC maximum. If the primary power supply is removed, V_{BK} (also 3.0 to 3.6 VDC) should be present in order to keep the internal RTC clock and SRAM alive, even when the receiver is in hibernate mode. If both V_{CC} and V_{BK} are removed, a factory start will be performed upon power-up. V_{BK} must be supplied whenever V_{CC} is applied.

2.1 On-Off Control

Power is controlled via the ON-OFF signal pin of the MN5020HS. If this line is left floating or tied to ground, the receiver will power up and run continuously whenever V_{CC} (and V_{BK}) are applied. Although V_{CC} and V_{BK} could be switched off to completely power down the receiver, all data stored in the receiver's RAM will be lost, with the following results:

- Internal TCXO calibration data is lost, lengthening the time for a cold start.
- The current time is lost, eliminating the possibility of a hot start or warm start.
- The current location is lost, eliminating the possibility of a warm start.
- Current ephemeris data is lost, requiring download of the latest ephemeris data.
- Current almanac data is lost so the receiver will revert to the factory almanac.
- Patch RAM contents (if any) are lost and will require a new download.

MN5020HS

Design Guidelines



To place the receiver into hibernate state (all internal power supplies other than RTC and SRAM off) from the full power operating (ON) state, pulse the On-Off control high for a minimum of 1 millisecond. To return the receiver to full power operate state from the hibernate state, pulse the On-Off control high for a minimum of 1 millisecond. The Power On-Off pulse must not occur more than once per second.




Figure 2 - ON-OFF Signal Timing

If the receiver is operating in one of the power management modes (Adaptive Trickle Power or Push-To-Fix mode), use the software commands to return the receiver to full power operating mode before sending the On-Off pulse. Sending an On-Off pulse during ATP or PTF mode could result in an undetermined power state.

The current power state of the receiver (ON vs. HIBERNATE) can be determined by the level of the VIO pin.

Do not apply an On-Off pulse to the MN5020HS if V_{CC} (and V_{BK}) are not present.

The internal ON-OFF signal is a 1.8 volt logic level. A series resistor of 10K and a shunt resistor to ground of 10K to the internal ON-OFF node reduces the 3 volt external logic level to this 1.8 volt internal logic level. This network must be taken into account if designing an external resistive divider network to interface the 3 volt logic level ON-OFF signal to a higher voltage I/O controller.

2.2 VIO Pin

VIO is the output of the internal 2.85 volt I/O regulator. If VIO is approximately 2.85 volts, then the MN5020HS is an active (on) power state. If VIO is approximately 0 volts, then the MN5020HS is in the hibernate state.

VIO can be used to provide power to an external buffer which would drive the MN5020HS RX line. Select a buffer that powers down with high impedance inputs and outputs thereby eliminating the possibility of back-driving the MN5020HS through the TX line.

VIO can supply no more than 5mA.

Under no circumstances should this pin be driven by any source.

MN5020HS

Design Guidelines



3 Serial Data Lines

3.1 TX Data Line

The TX data line outputs serial data from the MN5020HS receiver to the host. This signal is a 2.85 volt CMOS I/O logic level with the idle condition being logic high.

During hibernation, the TX data line will be at 0 volts. The user is cautioned to ensure that any downstream processing of this signal can tolerate a 0 volt condition (BREAK condition) whenever the MN5020HS is in hibernate state. If necessary, the VIO line may be monitored to determine if the receiver is in hibernate state.

3.2 RX Data Line

The RX data line is used to input commands from a host to the MN5020HS receiver. This signal is a 2.85 volt CMOS I/O logic level with the idle condition being logic high.

During hibernation and when primary power (VCC) is not present, take care not to drive this line high (the normal default idle state of this signal) to prevent partially powering the MN5020HS by back-driving the ESD diode protection circuitry. Use the VIO signal to determine whether or not it is safe to drive this line.

Do not hold this line low (BREAK state) while the receiver is active. Its idle state should be HIGH.

If command/data input is not needed, this pin can be connected to VIO through a 10 K Ω resistor.

4 1PPS Pin

The 1PPS signal pulses high for 1 microsecond at a 1 Hz rate. It is synchronized when the fix is valid. The 1PPS signal can vary by up to 200 nanoseconds and trails the UTC 1 second epoch by 450 nanoseconds.

5 BOOT Pin

The BOOT pin must be grounded, preferably through a zero Ω resistor allowing the flash to be re-programmed in the future if that should be required..

6 RF Interface

6.1 RF Input

The MN5020HS Smart GPS Antenna Module accepts a GPS L1 C/A signal through the integrated ceramic GPS patch antenna.

6.2 LO Leakage

The MN5020HS has an internal LO at 1571.424MHz that can appear at the ANT feed hold(pad) of the receiver. While this level is quite low (approximately -100 dBm), it is high enough that it could interfere with another GPS receiver in the vicinity. This is not a problem in normal operation, but during test and evaluation, several receivers could be operating simultaneously from a common antenna or other signal source. In this case, care must be taken to provide proper isolation between the receivers.

MN5020HS

Design Guidelines



6.3 Spurious Signals

Due to the small size of the MN5020HS module and the tight IC geometries used internally, the MN5020HS does generate a fair amount of digital noise. Since this is all based upon the internal reference frequency of 16.369 MHz, it is synchronous within the receiver and does not impact receiver operation. However, some signals may interfere with external circuitry. Therefore, it may be necessary to shield the GPS module and related circuitry from other receivers in the end product.

7 Shielding and Filtering Requirements

The MN5020HS is designed to use a GPS signal that can be as low as -159 dBm. Any source of interference near in frequency to the GPS signal could potentially jam the MN5020HS and disrupt reception of the signal.

7.1 Digital Emissions

For proper system design, the integrated GPS antenna needs to be blocked from any potential jamming source. For that reason, in most designs not containing a transmitter it makes more sense to shield the digital portion of the product rather than the RF portion. This keeps the digital noise from radiating into the antenna.

It is important to note the GPS signal level is well below any regulatory emissions requirement for EMI and EMC. Thus while a product meets FCC class B or CISPR 22, it is possible the emissions from the product will still seriously impact the MN5020HS performance.

Excessive interference into the MN5020HS via the integrated antenna can result in low to very low reported C/Nos of the satellite signals and consequent lengthened TTFF times. In a clear view of the sky, the reported C/Nos should be in the high 40s. If the values are below this, then interference needs to be considered as a problem and resolved by keeping the digital noise from radiating into the antenna.

7.2 RF Emissions

If the product contains an RF transmitter or another heterodyne receiver, then care must be taken to prevent overloading the front end of the MN5020HS if simultaneous operation is required. This overloading can come from several sources.

First, if, for example a GSM transmitter (1.8 GHz) were close by, then the GSM signal could overload the GPS LNA input. The output of the LNA is going to be proportional to its input, and if the GSM signal so dominates, the GPS signal would be attenuated and sensitivity of the receiver would be reduced. The OEM designer would need to provide proper isolation between GPS and GSM section.

A second case occurs in the collocated transmitter. The power amplifier has both a gain and a noise figure. If we take an example of a power amp noise figure of 15 dB and 30 dB of gain, this would mean that the power amp radiates broadband noise approximately 45 dB above thermal noise. This means the power amp alone could present a noise source in the GPS band of -129 dBm. While this would easily meet any regulatory emissions requirements, it would render the GPS receiver inoperative. In this case, a suitable filter must be placed on the output of the power amplifier of the collocated transmitter, not the GPS receiver, to avoid this situation.

MN5020HS

Design Guidelines



8 Notices

All reference and informational documents (including marketing information, specifications, reference designs, etc.) are provided for information only and are subject to change without notice. Reasonable efforts have been made in the preparation of these documents to assure their accuracy, however Micro Modular Technologies Pte. Ltd. assumes no liability resulting from errors or omissions in this, or any document, or from the use of the information contained herein. Micro Modular Technologies Pte. Ltd. reserves the right to make changes in the product design and specifications as needed and without notification to its users. Please check our website for the most current documentation. All information contained herein is the property of Micro Modular Technologies Pte Ltd. and may not be copied or reproduced, other than for your information, without prior written consent.

9 Contact Information

Email: sales@micro-modular.com

www.micro-modular.com

Asia & Corporate Headquarters

Tel: (65) 6745 8832

Americas and Europe

Tel: (1) 303-482-2842